

Analog IC Design in Nanoscale CMOS

Tutorial – Using MOS models & Simulating in LTspice

Lokesh Rajendran / Hooman Reyhani

August 2021

Introduction

- The following are the steps for installing LTspice and using the MOS models provided in the [course webpage](#). Please download the models for the process technology of your choice from [here](#).
 - This tutorial will be using 0.18 μ m technology.
 - The methods specified here remain the same for all planar MOS technology – for FinFET's additional steps are required.
- LTspice is a free SPICE simulator available from Analog Devices. The software can be downloaded from [here](#).
 - Please choose the package suitable for your operating system.
 - This tutorial uses Windows10 package.

Entering Schematic Diagrams in LTspice


- Choose “File>New schematic” in LTspice for a blank schematic page.
- Choose “Edit > Component”. Select “nmos4” for choosing a 4 terminal NMOS. Similarly "pmos4" for a 4 terminal PMOS.
- Place the symbol in the schematic.
 - See 'APPENDIX' slide on LTspice snapshots for various options.
- “Right click” on the nmos symbol and provide the model's name.
- “nmos” for NMOS & “pmos” for PMOS for 0.18 μ m technology file.
- Specify "Width" & "Length" for the MOSFET.
 - To make W & L values visible in schematic – "CTRL + Right click" on MOS symbol. Check the values button.

Running a simple 'DC sweep' simulation


- Complete schematic diagram and wire all components.
- Choose "Edit > SPICE Directive". Use the ".include" SPICE directive and provide the path to the downloaded ".inc" model file.
 - Example:

```
.include C:\...\p18\p18_cmos_models_tt.inc
```
- Now the schematic is ready for simulation.
- To specify the type of SPICE analysis select "Edit > SPICE Analysis".
- After saving the schematic, the simulation can be run by simply choosing the "Simulate > Run" option.

APPENDIX



For making the W & L values visible in schematic – "CTRL + Right click" on the MOS symbol.
Then check the values button.



Example schematic for plotting NMOS & PMOS – ID versus VDS characteristics




```
.include C:\...\p18\p18_cmos_models_tt.inc
```

```
.dc V2 0 1.8 0.01 V1 0 1.8 0.3
```

```
.dc V4 1.8 0 0.01 V3 0 1.8 0.3
```

Plotting of signals after running simulation – VOLTAGE PROBE



Plotting of signals after running simulation – CURRENT PROBE

